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Abstract — This paper presents the study, design and sim-
ulation of a multi-flow radio frequency transceiver based on
a direct sequence spread-spectrum with a 2.4 GHz carrier.
First, the functional model of differential QPSK modulation
for digital transmission, and the different parts making up
spread spectrum function (spreader, despreader, tracking and
synchronising devices) have been studied, implemented, simu-
lated and validated in noisy multi-users and multi-path envi-
ronment by using a unified language. The results obtained by
taking into account the home automation running constraints
have allowed to determine some critical parameter values and
so to integrate the digital functions in an ASIC circuit.
Keywords — indoor radiocommunications, wireless transceiver
modelling, CDMA, DS-SS systems.
1. Introduction
The wireless communication needs are increasing for a few
years in many application domains as home automation,
automobile, aeronautic or telephony. The full expansion
of telephony, for example, leads to the emergence of new
communication techniques due to the need of higher data
rate link. Thus, in 10 years we’ve passed from GSM-1 G
(9.6 kbits) to UMTS-3 G (2 Mbits) [1] entailing a higher
system complexity, and so a higher conception difficulty.
From that, the telecommunication system conception is the
more difficult since many different techniques (RF, numeric,
analogic) must coexist in the same chip. Moreover, low
cost integration and reduction of the conception time are
a priority.
A good way to proceed is to start the conception by study-
ing and analysing the system in its integrity and environ-
ment. Such approach allows the designer to choose the
system architecture and optimise the parameters with the
knowledge of the sub-system interactions (between them
or with their environment). If this analysis is done with
functional modelling and simulations under an appropriated
software environment, it will entail a feedback between the
integration stage and the conception as shown in Fig. 1.
This top-down approach is retained for the realisation of
our system. From the specifications a virtual prototype
which allowed us to integrate the system on chip (SoC) has
been realised.
The aim of this paper is to expose our solution for the
conception of complex system based on a global approach.
Here after, a system including its environment is described
in a unified language. We will show how the system ar-
chitecture can be chosen, how some system constraints can
be highlighted thanks to such model and how the key pa-
rameters can be determined. This analysis allows us to
define the optimum architecture for our system considering
its physical and technological constraints. Once defined, it
can be integrated on an ASIC circuit, performing thus the
global conception of the SoC.
Fig. 1. Top-down conception platform using a unified language.
Based on this approach, the complete design of a 2.4 GHz
CDMA transceiver for indoor communications will be
presented from the functional simulation (with MAST
language under SABER software) to the integration of
the baseband processing functions on an ASIC with
CADENCE tools. The direct sequence spread spectrum
(DS-SS) technique is chosen because of its high indoor con-
straints immunity (fading, jamming...) [2]. Thanks to our
global approach, the conception time is about 6 men/year
for the design of the first ASIC.
In the first part, we present the global model of the
transceiver. In the second part, we will present some sim-
ulation results, which allow us to validate our model, to
choose architecture considering the system performances,
to optimise some parameters and to highlight some system
constraints. At last, a third part will present the integration
of the baseband digital processing functions on an ASIC
circuit. The conclusion will summarise the important re-
sults and the methodology used.
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Fig. 2. Global principle scheme.
Fig. 3. DBPSK modulator model performed under SABER.
2. Modelisation of the complete
transceiver with SABER
2.1. Principle
The system principle is shown in Fig. 2. All functions are
described in MAST language which allows to simulate the
RF stage and the transmission channels (AWGN, Rayleigh,
Multiusers) in a simple way.
Several architectures have been studied and modelled, spe-
cially a baseband (BB) and an intermediate frequency (IF)
one’s. Also different synchronisation architectures (RASE
and serial search) have been modelled in order to choose the
most appropriated. The signal processing functions of the
system can be divided into two groups: direct link and syn-
chronisation. The following notation are used to describe
the models: d(t) – the transmitted information; di – the
expression of the sampled sequence transmitted; c(t) – the
PN-code; ds(t) – spread binary data; wo – the carrier radian
frequency; Pr – the power of the received signal; Pe – the
power of the emitted signal; Po – the power of the local
oscillator (LO); Td – a time varying delay caused by the
channel; T – the symbol time and Tc – the chip time.
2.2. Direct link elements
The modulation technique chosen is the differential phase
shift keying (DPSK) for the following reasons [3]:
– an easiest realisation (because this modulation is non-
coherent, that is to say there is no carrier tracking);
– the TEB = 10 6 when Eb=No = 11 dB (at the de-
modulator input); the coherent modulation reaches
the same TEB with Eb=No = 12 dB (see Fig. 8); this
performance amelioration is not very significant in
regard of the higher system complexity;
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– the spectral efficiency can be increased (2) just by
using a QPSK modulation, which is easy to realise
starting from a BPSK modulation [4].
The modulator model realised is presented in Fig. 3.
The differential coding equation is [5]: di = tri  di 1.
In DS-SS, the correlation between the transmitted se-
quence d(t) and the pseudo noise sequence c(t), involving
the signal frequency spreading, is assumed by their prod-
uct
 
ds(t) = c(t)  d(t)

. It can be digitally realised by an
inclusive-AND (dsi = di ci). The spreading factor (Ns)
is therefore the ratio of the code rate with the symbol rate
(Tc=T ).
A sequential generator generates the PN-code. These se-
quences are used because of their particular autocorrelation
functions: the correlation between two PN-codes is one if
they are equal and aligned and is zero elsewhere [6]:
Rc(0) =
+ ¥
Z
 ¥
c(t)c(t)dt = 1 ;
Rcic j( t ) =
+ ¥
Z
 ¥
ci(t)c j(t  t )dt = 0 ;
Rc( t ) =
+ ¥
Z
 ¥
c(t)c(t  t )dt = 0 for t 6= 0 :
Thanks to that property, the correlation between the re-
ceived signal and the local PN-code allows the system syn-
chronisation and also realises the processing gain (Gp). The
processing gain increases the SNR at the input of the de-
modulator. There are several PN-code families. We chose
the M-sequences because they are easily generated with
linear feedback shift-registers. Moreover, they are used in
many actual norms (especially UMTS) [7]. We have mod-
elled two different types of generator as shown in Fig. 4;
gi represents some switches which are closed or opened
according to the primitive polynomial g(D). For exam-
ple, the polynomial [2, 3] (010011 in octal) is written
g(D) = 1+D+D4, and only the switches g1 and g4 are
closed (g0 being always closed).
The Galois generator is potentially faster, but the Fibonacci
one’s can be initialised with the PN-code loaded serially.
This property is used in the RASE synchronisation.
At the receiver, one conception problem is to choose be-
tween intermediate frequency or baseband architecture. In
a simple way, the BB is interesting because the signal pro-
cessing is easier to implement (simple digital processing)
and also because the signal (and system) bandwidth is two
times smaller than IF one’s. In the other way, the RF
front/end is harder to realise because the frequency trans-
position goes to zero. This transposition to the baseband
leads to conception problems as IIP2, LO leakage, self-
mixing, components BF noise [8, 9]. Using IF architec-
ture allows ignoring those problems. The drawback of this
technique is the larger bandwidth, which leads to the re-
alisation of chips with bigger size. This is a conception
constraint because the power consumption and the price
Fig. 4. PN-code generator models: (a) Fibonacci generator;
(b) Galois generator.
increase with the chip size. The two types of architectures
considered (Fig. 5) have been modelled (for the direct link
elements), under SABER, in order to compare their per-
formances. Also, because it uses the receiving signal, the
tracking element has been also modelled for a BB and an
IF architecture [10].
We can describe the three main elements as followed:
The I/Q demodulator [11] represents the RF front/end.
Because the present study is focused on the conception
of the signal processing stage, this I/Q demodulator does
not take into account all the imperfections of this stage (as
non-linearity or BF noise) but allows to consider the carrier
impact on the system (filtering, harmonic imbalance...).
The despreader assumes the decorrelation of the PN-code
from the received signal. As it despreads the signal, it
realises the processing gain (Gp), that is to say the out-
put despreader SNR is the input SNR plus Gp (S=Nout =
= S=Nin+10 log Ns) [12]. In the BB implementation, this
function is assumed by a simple logic gate followed by an
integrate and dump filter (I&D). The I&D filter sums all
the chips in a symbol and dumps the value at the end of
the integration. As shown in Fig. 5, for the IF architecture,
the integration must be assumed by a filter (because of the
carrier) and the product must be done by a multiplier (for
which the digital implantation is heavy).
The differential demodulator is assumed by the product
of the received symbol with the previous one [13]. Again
this function is made by a logic gate and a latch in BB, and
by a multiplier in IF.
2.3. Synchronisation elements
The synchronisation principle is shown in Fig. 6a. First, it
is necessary to find the PN-code phase (origin) in the re-
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Fig. 5. Principle and models of IF and BB DBPSK receivers.
Fig. 6. (a) Synchronisation and acquisition principle; (b) DLL
model.
ceived sequence. This function is the acquisition (or initial
synchronisation). Next, because the delay in the physical
channel is time-variant, it is necessary to evaluate continu-
ously this delay. This function is the tracking.
The tracking is achieved by the DLL [14]. Its model is
shown in Fig. 6b. The DLL evaluates the channel delay
(Td(t) being the delay in the channel and Td0(t) its esti-
mation) and generates a PN-code slaved by the delay error
( d = Td(t) T d0(t)). The early-late correlator output sig-
nal e varies with d thanks to the correlation between the
received signal and the PN-code. In the BB architecture,
the filter H(p) and the square-low device ()2 are replaced
by an I&D for the implementation of the early-late corre-
lator [15].
The first acquisition system modelled on SABER is
the rapid acquisition based on sequential estimation
(RASE) [16], presented in Fig. 7a. Here the local PN-code
is built in phase thanks to the estimation of the PN-code
received.
Initially, the switch is on position 1. The estimation is
achieved by sampling (in BB) or by an I/Q demodulation
(in IF). Then, the PN-code estimated is used to load (seri-
ally) the log2(N+1) shift registers of a Fibonacci generator.
This load allows the generation of a PN-code synchronised
with the one received. When the shift registers are loaded
(after Tc log2(N + 1) second), the switch is put on posi-
tion 2 and the generator operates normally.
Then the correlation between the received signal and the
local PN-code is estimated. If the correlation occurs, the
switch stays on position 2, in the other way round it means
that a wrong estimation has been made and the switch is
put again on position 1. The interest of this technique is
the short acquisition time (Tc log2(N+1) in the ideal case),
but its drawback is its high noise sensitivity.
The other code acquisition technique implemented with the
MAST language is the serial search presented in Fig. 7b.
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Fig. 7. (a) Rapid acquisition based on sequential estimation
model; (b) serial search model.
It was developed by Sage [17]. The principle lies on the
estimation of the synchronisation by the correlation of the
received signal with the local PN-code. A control device
measures the correlation. If the correlation does not occur,
the local PN-code is one chip shifted until the correlation
occurs [18]. This technique drawback is the maximum ac-
quisition time, which is N T cor (where T cor is the cor-
relation time that is around T ) in the noiseless case. This
time is reduced by addition of multiple dwells as shown in
Fig. 7b. On the other hand, this technique is more immune
from noise because it uses the code correlation instead of
using the code estimation.
3. Simulations results
3.1. Modulation/demodulation
In Fig. 8a, the different architectures performances in an
AWGN channel are plotted. The TEB estimator and the
AWGN channel are modelled in MAST language. The de-
spreader is suppressed in order to compare with theory.
In Fig. 8a, the model 1 represents the IF architecture, the
model 2, the BB one’s and the model 3 is the same as
model 2 with a matched filter (which is an I&D when
the signal is BB) before the demodulator. It appears that
model 3 matches with the theory. The divergence observed
for the other models is due to the lake of matched-filter,
which is necessary to insure the maximum likelihood cri-
terion [DC]. This consideration is important because such
filter is quite difficult to make when the signal is IF.
Fig. 8. (a) TEB of the 3 models implanted; (b) multi-path model.
3.2. Despreader
Several studies have been made. First, our virtual proto-
types allow us to compare the Gp for the two architectures
considered. For a PN-code length equal to 15, the BB pro-
cessing gain obtained is 12.3 dB (in the ideal case where
the sampling is done on an infinite bit number, which is the
case the closest to the IF case). For the IF architecture, the
processing gain is about 10.8 dB. This highlights the BB
for the realisation of this function.
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Next, two key parameters associated with the digital im-
plantation are considered [15]. The first one is the sampling
frequency, a key parameter when it comes to engineering
a good performance-consumption trade-off during recep-
tion, and the second one is the number of bits needed at
the analog to digital converter during reception that signifi-
cantly impacts the circuit size. To perform this simulations,
we studied the evolution of the signal to noise ratio at the
correlator output versus signal to noise ratio at input for
different values of sample frequency and number of bits of
the analog to digital converter. We also read the process
gain value for each simulation. The results are summarised
in Table 1.
Table 1
Simulated process gain value for typical sample
frequencies and receiver ADC bits number (N = 15)
Sampling frequency Process gain Number of bits Process gain
[MHz] [dB] (DAC) [dB]
80 8.1 3 11
120 10.54 4 14.3
160 11.2 6 12.8
8 14.1
infinite 12.3
A sampling frequency of 80 MHz is markedly inadequate
to maintain a significant process gain. Conversely, a fre-
quency higher than or equal to 120 MHz warrants a gain
at least equal to 11 dB, close to the maximum theoretical
value of 11.8 dB.
The number of bits of the DAC affects the size of the buses
in the ASIC circuit and therefore the size and final con-
sumption of the global chip. The study shows that 4 bits
is a sufficient value to maintain an amply adequate process
gain in the order of 14 dB. Conversely, for a number of
bits equal to 3, one notes an important drop of 3 dB on the
process gain relative to the maximum theoretical value.
Table 2
Additional SNR due to multi-path
Topology Characteristics (Tc=25 ns) S/N out
One user: N0=N1=N2=15,
E0=E1=E2=U t 1=12:5 ns, t 2=40 ns, +13:5 dB
a 1= a 2=1:1
Two user: N0=N1=256, N2=15,
E0=E1=U1, E2=U2 t 1=10 ns, t 2=40 ns, +48 dB
(R is on U1) a 1=0:75, a 2=1
Two user: N0=N1=15, N2=256,
E0=E1=U1, E2=U2 t 1= t 2=40 ns, +8:5 dB
(R is on U1) a 1=0:75, a 2=1
At last, we have studied the multi-path channel impact on
the correlation thanks to the model shown in Fig. 8b which
allows simulating real topologies.
The perturbations due to the different paths are measured
in term of additional SNR (at the output despreader) com-
paratively to the case of a single path. The results are
summarised in Table 2.
More than the trivial observation which is to say: long
codes prevent from multi-path, this simulation shows that
the paths arriving during the time chip ( t < Tc) increase
the SNR. In other terms, to take advantage of time diversity
and DS-SS, the signal bandwidth must be around the coher-
ence bandwidth. In the other way, especially if 1=Tc is big-
ger than the coherence bandwidth (which is around 10 MHz
in our indoor application), a RAKE receiver is needed to
use time diversity and so prevent from multi-path fading.
3.3. DLL
The DLL performance analysis is done thanks to tracking
jitters variance s s [18]. The Fig. 9a shows a comparison
between the theoretical and measured variance of the BB
and IF model. First, it validates our MAST model, since the
measure is close to the theory. Next, it shows that the BB is
more immune to the white Gaussian noise thanks to its cor-
relation filter. Indeed, thanks to our virtual prototype, we
highlight the fact that the early-late correlator filter band-
width can be set to 1=T in the BB case whereas it must be
around 1=Tc in the IF architecture. In IF, a smaller band-
width results in a loss of energy that degrades the DLL
performance.
The Fig. 9b compares a DLL architecture where the track-
ing is done on a entire chip ( D = 1) with one where the
tracking is done on a half chip ( D = 0:5). Here, the simula-
tion result is quite interesting because the measure gives the
D = 0:5 architecture to be the best when the theory gives
the D = 1 architecture. However, the D = 0:5 architecture
is said to be better in practice [20], and this contradic-
tion is explained by the divergence of the theoretical model
when D 6= 1. This shows how such virtual prototyping is
helpful in system conception, especially to choose architec-
ture.
3.4. RASE vs serial
Because the simulation of the code acquisition mean time
is too long, (there are too many random parameters), we
have studied the noise limit for which this time increases
exponentially. The results presented in Fig. 10 compare
the RASE and the serial search techniques for a BB sig-
nal. It appears that the serial search (even if it is slower
than RASE) is more immune to the noise since its limit is
around  8 dB against  4 dB for the RASE.
3.5. Simulation summary
This unified description with the MAST language was help-
ful for the conception and the design of our system. The
previous study highlights the BB architectures for their sim-
plicity and most of the time for their better performances
(despreader, demodulator, DLL). For the synchronisation
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Fig. 9. DLL performance analysis: (a) d s for BB and IF archi-
tecture; (b) d s for different D architecture.
sub-system, the D = 0:5 DLL and the serial search are re-
tained according to there performances in noisy environ-
ment. In term of system constraints, our virtual prototype
shows that a double integrator is needed in serial search.
Moreover, the multi-path analysis shows that the system
bandwidth must be < 10 MHz to take advantage of time
diversity. At least a matched-filter is needed in receiver.
In the BB architecture, the matched filtering is assumed by
the correlator I&D filter placed just before the demodulator.
In terms of parameters, the simulation shows that the BB
DLL correlator integration time can be set to Tc. Also, for
a digital implementation, the simulation shows that a fre-
Fig. 10. (a) Serial search; (b) RASE.
quency sampling of 160 MHz and a 4 bits DAC is needed
to achieve the processing gain.
4. ASIC conception
Since the architecture and the key parameters are defined
and studied in the previous part, the integration of the dig-
ital signal processing functions on an ASIC circuit is now
presented. First, the methodology and the baseband digital
stage are presented. Next, some simulation results derived
from the VHDL encoding of the main digital functions and
the corresponding circuits are presented using CADENCE
software. These simulations will allow us to quantify the
performances reached (in terms of costs, consumption and
surface area) of the ASIC circuit as a function of the tech-
nologies put forward (CMOS and BiCMOS).
According to the global functional system presented in
Fig. 2, we present in the Table 3 the different numerical
stages that we decided to implement on the ASIC for the
complete transceiver. As seen in the Table 3, a particularity
of our circuit is the possibility of transmitting and receiving
at different rates from 19 kbps (N = 2047) to 5.71 Mbps
(N = 7). So, a low rate corresponds to a high process
gain, and therefore the channel noise perturbation can be
reduced. Likewise, a higher rate induces a low process gain
and the demodulation is more difficult to achieve.
4.1. Methodology
Our aim is to produce a low consumption and a low cost
circuit. One of the original features of our study lies in the
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Table 3
Numerical functions implanted in ASIC circuit
Transmitter Receiver
Differential encoder yes Differential decoder yes
PN code generator yes PN code generator yes
Multi-rate command Multi-rate command
(N = 7 to 2047) yes (N = 7 to 2047) yes
Spreading correlator yes Despreading correlator
(integrate & dump) yes
Nyquist filter no Nyquist filter no
DLL no
Serial search no
development of a source code using a VHDL portable onto
different technologies.
After validation of our system, we now investigate the im-
plementation of main transmitter and receiver digital func-
tions. To perform the simplest ASIC tests, we integrated
a state machine type module in order to synchronise and
adequately track the received signal.
The available technologies in our laboratory are A.M.S.
type (Austrian Mikro Systeme), as indicated in Table 4.
Under CADENCE environment, functional simulations are
carried out with Affirma and placement-routing with silicon
ensemble. Under SYNOPSYS, we perform the synthesis
with design analyser. The overall design chart given in
Fig. 11 describes the top-down approach starting from the
VHDL specification.
Table 4
Available technologies (X)
AMS technologies 0.8 m m 0.6 m m 0.35 m m
CMOS X X X
BiCMOS X – –
Fig. 11. Top-down ASIC circuit design under CADENCE and
SYNOPSYS.
4.2. Transmitting and receiving circuits synthesis
Figure 12 shows the synthesised functions of the global
transceiver, including the main digital functions as indi-
cated in Table 1.
Concerning the transmitter, a Galois type PN code gen-
erator adjustable in length by means of a 4 bits word
(Nmax = 2047) has been implemented. In the same way,
a drive module allowing to generate the clock frequencies
corresponding to the different possible data rates (19 kbps
to 5.71 Mbps) and to synchronise the digital frame to
be transmitted with the local PN code, has been imple-
mented.
For the receiver, we chose an 8 bits word size for the
analog-to-digital converter output in order to facilitate the
first functional tests of the ASIC. Then, before the final
production of the complete ASIC (including the synchroni-
sation and tracking units of the PN code received), we will
synthesise a 4 bits architecture (generic VHDL code).
First, we synthesised the transceiver using various tech-
nologies (see Table 5) and compared the area, power con-
sumption and production cost of the ASIC using the AMS
technology available in the lab.
The CMOS 0.8 m m technology is the least expensive.
Nonetheless, for an equal cost, the 0.6 m m technology oc-
cupies twice as less surface and causes a 30 percent drop
of the power consumption. With regard to the currently
embedded functions, and in spite of a very important area
and power consumption fall, a 0.35 m m technology seems
too onerous for our application.
Finally, we choose a 0.6 m m CMOS technology, which is
a good trade-off in terms of cost and performances. We
can notice that interconnections use 60% of the total area
of the transmitter chip. The circuit is actually in course
of realisation and the first tests will be performed in few
months.
5. Conclusion
Using a unified specification approach, we realised a vir-
tual prototype of a complete DS-SS DBPSK transceiver
under SABER software (using the MAST language). This
stage conception allowed us to specify the optimum archi-
tecture taking into account the environment and the sub-
systems interactions. Baseband architecture is chosen in
regard of its performances. Also a D = 0:5 DLL and the
serial search is chosen for the realisation of the synchro-
nisation elements. Moreover, the functional models allow
us to determine important parameters as the DLL corre-
lator integration time (1=T in BB and 1=Tc in IF) or the
system bandwidth (< 10 MHz). Also, the impact of three
key parameters related to the digital stages, i.e., sampling
frequency ( f = 160 MHz) and converter bus size (4 bits),
is analysed.
Portable VHDL encoding the basic digital functions en-
abled us to quantify the system performances under
CADENCE and SYNOPSYS software. Simulation re-
sults shown that interconnections and drive circuits oc-
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Table 5
Sensitivity to various AMS technologies (VDD = 4:5 V; T = 350 K)
Technologies Area Power consumption Price/mm2 Total price Minimal area
[mm2] [mW] [euro] [euro] [mm2]
0.8 m m CMOS 2.16 55 220 475 4
0.8 m m BiCMOS 2.7 68 440 1188 3
0.6 m m CMOS 0.97 42 300 291 4
0.35 m m CMOS 0.32 4 490 156.8 12
Fig. 12. Synthesised transmitter (a) and receiver (b) under design analyser.
cupy a substantial area compared to elementary func-
tions. Finally, we have investigated the impact of CMOS
and BiCMOS technologies and found a good trade-off in
terms of cost and performance with a 0.6 m m CMOS tech-
nology.
All digital functions have not been embedded yet. The DLL
and the Nyquist filter are being developed and precedent
results could be perceptibly affected.
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